Dsim: Syntax error when using macro in system verilog simulation
When compiling using Dsim, the compilation failed when it tried to compile this line.
`define width 4
`define init 0 … count <= `width'd`init;
By my understanding, the defined macro should be preprocessed before the compilation stage, so it should resolve to this:
count <= 4'd0;
It will be helpful if I can get away with using this way of coding as we are managing IP models running on multiple simulators from various vendors and currently other vendor simulator is able to support this code. I have attached a simple counter example on this error.
Find more posts tagged with
Sort by:
1 - 7 of
71
@alyee_tan920 Glad to hear it. Could you accept my previous post as the Answer to your question?
DSim should resolve the defined macro properly. An internal bug report has been filed. I'll update you when the fix is available.