The Siemens Community Catalyst program was co-created with our community to acknowledge technology leaders who consistently contribute to the Siemens Community. Nominations are accepted on a rolling basis.
Is there a way to inspect preprocessing output, such as text macro expansion, in DSim?
IIRC, early versions of DSim shipped with a stand-alone SystemVerilog preprocessor, but there doesn't seem to be such a thing in recent releases.
Hi Gareth! Currently, we do not ship the preprocessor with releases of DSim. If enough people upvote your feature request, we may put it on our roadmap.
